Arquiterua

[Acosta, 1986] Acosta, R; Kjelstrup, J. e Tomg, H. "An instruction issuing approach to enhancing performance in multiple functional unit processors", IEEE Transactions on Computers, set.
1986.
[Adamek,1991] Adamek, J. Foundations of coding. New York: Wiley, 1991.
[Agarwal, 1989] Agarwal, A Analysis of cache performance for operating systems and multiprogramming.
Boston: Kluwer Academic Publishers, 1989.
[Agerwala, 1987] Agerwala, T. e Cocke, J. High performance reduced instruction set processors.
Relatório témico RC12434 (#55845). Yorktown: IBM Thomas J. Watson Research Center, jan.1987. [Alexandridis, 1993] Alexandridis, N. Design of microprocessor-based systems. Englewood
Cliffs: Prentice Hall, 1993.
[Anderson,1967] Anderson, D.; Sparacio, F. e Tomasulo, F. "The IBM system/360 modei 91: machine philosophy and instruction handling", IBM Journal of Research and Development, jan.1967. [Anderson, 1998a] Anderson, D. e Shanley, T. Pentium Pro and Pentium II system architecture.
Reading: Addison-Wesley, 1998.
[Anderson,1998b] Anderson, D. FireWire system architecture. Reading: Addison-Wesley, 1998.
[Atkins,1996] Atkins, M. "PC software performance tuning", IEEE Computer, ago. 1996.
[Azimi, 1992] Azimi, M.; Prasad, B. e Bhat, K. "Two leveI cache architectures", Proceedings
COMPCON '92, fev. 1992.
[Baentsch,1997] Baentsch, M. et a!. "Enhancing the Web's infrastructure: from caching to replication",
Internet Computing, mar.! abro 1997.
[Bashe,1981] Bashe, C; Bucholtz, W.; Hawkins, G.; Ingram, J. e Rochester, N. "The architecture of IBM's early computers", IBM Journal of Research and Development, set. 1981.
[Bashteen, 1991] Bashteen, A; Lui, I. e Mullan, J. "A superpipeline approach to the MIPS architecture", Proceedings, COMPCON Spring '91, fev. 1991.
[Bell, 1970] Bell, C; Cady, R; McFarland, H.; Delagi, B.; O'Loughlin, J. e Noonan, R JIA new architecture for minicomputers: the DEC PDP-11", Proceedings, Spring Joint Computer
Conference, 1970.