Ciencias

Features • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16 MHz – On-Chip 2-cycle Multiplier Non-volatile Program and Data Memories – 16/32K Bytes of In-System Self-Programmable Flash (ATmega16U4/ATmega32U4) – 1.25/2.5K Bytes Internal SRAM (ATmega16U4/ATmega32U4) – 512Bytes/1K Bytes Internal EEPROM (ATmega16U4/ATmega32U4) – Write/Erase Cycles: 10,000 Flash/100,000 EEPROM – Data retention: 20 years at 85°C/ 100 years at 25°C(1) – Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation All supplied parts are preprogramed with a default USB bootloader – Programming Lock for Software Security JTAG (IEEE std. 1149.1 compliant) Interface – Boundary-scan Capabilities According to the JTAG Standard – Extensive On-chip Debug Support – Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface USB 2.0 Full-speed/Low Speed Device Module with Interrupt on Transfer Completion – Complies fully with Universal Serial Bus Specification Rev 2.0 – Supports data transfer rates up to 12 Mbit/s and 1.5 Mbit/s – Endpoint 0 for Control Transfers: up to 64-bytes – 6 Programmable Endpoints with IN or Out Directions and with Bulk, Interrupt or Isochronous Transfers – Configurable Endpoints size up to…

10.2 Types of Operands 356 10.3 Intel x86 and ARM Data Types 358 10.4 Types of Operations 362 10.5 Intel x86 and ARM Operation Types 374 10.6 Recommended Reading 384 10.7 Key Terms, Review Questions, and Problems 385 Appendix 10A Stacks 390 Appendix 10B Little, Big, and Bi-Endian 396 Chapter 11 Instruction Sets: Addressing Modes and Formats 400 11.1 Addressing 401 11.2 x86 and ARM Addressing Modes 408 11.3 Instruction Formats 413 11.4 x86 and ARM Instruction Formats…

Von Neumann Computers eigenman@purdue.edu Rudolf Eigenmann Purdue University David J. Lilja University of Minnesota lilja@ee.umn.edu January 30, 1998 1 Introduction The term von Neumann computer has two common meanings. Its strictest de nition refers to a speci c type of computer organization, or architecture," in which instructions and data are stored together in a common memory. This type of architecture is distinguished from the Harvard" architecture in which separate…

Detect (BOD) • Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation • Multiplexed MCLR-pin • Programmable weak pull-ups on PORTB • Programmable code protection • Low voltage programming • Power saving SLEEP mode • Selectable oscillator options - FLASH configuration bits for oscillator options - ER (External Resistor) oscillator • Reduced part count - Dual speed INTRC • Lower current consumption - EC External Clock input - XT Oscillator mode - HS Oscillator mode…

Arizona, Gresham, Oregon and Mountain View, California. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. DS40044F-page ii © 2007 Microchip Technology Inc. PIC16F627A/628A/648A 18-pin Flash-Based, 8-Bit CMOS…

Arizona, Gresham, Oregon and Mountain View, California. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. DS40044F-page ii © 2007 Microchip Technology Inc. PIC16F627A/628A/648A 18-pin Flash-Based, 8-Bit CMOS…

................................................................... Using Autonomous Triggers ......................................................................................................... Calling Autonomous Functions from SQL.................................................................................. 7 6-18 6-19 6-20 6-20 6-20 6-20 6-22 6-22 6-22 6-24 6-25 6-26 6-26 6-27 6-27 6-28 6-28 6-29 6-29 6-30 6-30 6-31 6-31 6-32 6-33 6-33 6-34…

addressing to 1.5 Kbytes On-Chip Program Memory On-Chip Data RAM EEPROM # Single Word (bytes) (bytes) Instructions 8192 16384 8192 16384 768 1536 768 1536 256 256 256 256 Analog Features: • Compatible 10-bit Analog-to-Digital Converter module (A/D) with: - Fast sampling rate - Conversion available during SLEEP - Linearity ≤ 1 LSb • Programmable Low Voltage Detection (PLVD) - Supports interrupt on-Low Voltage Detection • Programmable Brown-out Reset (BOR) • Up to 10 MIPs…

8192 16384 768 1536 768 1536 256 256 256 256 Peripheral Features (Continued): • Addressable USART module: - Supports RS-485 and RS-232 • Parallel Slave Port (PSP) module Analog Features: • Compatible 10-bit Analog-to-Digital Converter module (A/D) with: - Fast sampling rate - Conversion available during SLEEP - Linearity ≤ 1 LSb • Programmable Low Voltage Detection (PLVD) - Supports interrupt on-Low Voltage Detection • Programmable Brown-out Reset (BOR) • Up to 10 MIPs…

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 Optimistic Locking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153 Pessimistic Locking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154 Summary . . . . . . . . . . . . . . . . . . . . . . . . .…